



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/694,567	10/28/2003	Masatoshi Shinagawa	67471-028	2657

7590 05/04/2005

MCDERMOTT, WILL & EMERY
600 13th Street, N.W.
Washington, DC 20005-3096

EXAMINER

WASHBURN, DOUGLAS N

ART UNIT	PAPER NUMBER
----------	--------------

2863

DATE MAILED: 05/04/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

SM

Office Action Summary

Application No.

10/694,567

Applicant(s)

SHINAGAWA ET AL.

Examiner

Douglas N. Washburn

Art Unit

2863

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 10 February 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-30 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 28-30 is/are allowed.
- 6) ☒ Claim(s) 1-8, 10-13, 15, 16, 18, 19 and 27 is/are rejected.
- 7) ☒ Claim(s) 9, 14, 17 and 20-26 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 28 October 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date 28 October 2003.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____.

DETAILED ACTION

Claim Rejections - 35 USC § 102

1 The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-8, 10-13, 15, 16, 18, 19 and 27 are rejected under 35 U.S.C. 102(b) as being anticipated by Albertsen (US 5,048,019)(Hereafter referred to as Albertsen).

Albertsen teaches:

A nonvolatile memory microcomputer chip comprising a microcomputer unit and a memory unit, the microcomputer unit including a plurality of circuit blocks including a CPU in regard to claim 1

(e.g.; column 3, lines 41-45; figure 1, elements 1 and 2);

A memory unit including a nonvolatile memory in regard to claim 1

(e.g.; column 3, lines 55-60; figure 1, element 4);

A memory control unit operable to (a) acquire a plurality of pieces of test data from outside a nonvolatile memory microcomputer chip and store a plurality of pieces of test data in a nonvolatile memory, and then (b) control the nonvolatile memory to sequentially output a plurality of test signals which each show a piece of test data out of the plurality of pieces of test data in regard to claim 1

(e.g.; column 4, lines 23-27; figure 1, element 10);

Art Unit: 2863

A drive unit operable to supply each of a plurality of test signals sequentially output from a nonvolatile memory, to any of a plurality of circuit blocks that is to be tested using a piece of test data shown by a test signal, to drive the circuit block in regard to claim 1

(e.g.; column 4, lines 1-7; figure 1, element 8);

An output unit operable to receive a test result signal from a driven circuit block, and output a test result signal to outside a nonvolatile memory microcomputer chip in regard to claim 1

(e.g.; column 3, lines 50-54; figure 1, element 17);

A port operable to send/receive a signal to/from outside the microcomputer unit , the drive unit supplies the test signal to the circuit block through the port and the output unit receives the test result signal from the circuit block through the port in regard to claim 2

(e.g.; column 4, lines 10-12; figure 1, elements 18 and 20);

Art Unit: 2863

A memory control unit (a) acquires a plurality of pieces of expectation data from outside the nonvolatile memory microcomputer chip in a one-to-one correspondence with the plurality of pieces of test data, and stores each piece of test data and a corresponding piece of expectation data in a memory area of the nonvolatile memory having a unique address, each piece of expectation data representing a test result signal that is expected if a circuit block to which a test signal showing a corresponding piece of test data is output is driven correctly, and then (b) each time an address signal is given from outside the nonvolatile memory microcomputer chip, controls the nonvolatile memory to output a test signal and an expectation signal that respectively show a piece of test data and a piece of expectation data stored in a memory area having an address shown by the address signal, the drive unit supplies the test signal output from the nonvolatile memory in response to the address signal, to a circuit block that is to be tested using the piece of test data shown by the test signal, to drive the circuit block, and the output unit receives a test result signal from the driven circuit block, and outputs the test result signal and the expectation signal together to outside the nonvolatile memory microcomputer chip in regard to claim 3

(e.g.; column 4, lines 23-68);

An address generation unit operable to sequentially output a plurality of address signals in regard to claim 4

(e.g.; column 3, lines 65-67);

Art Unit: 2863

A memory control unit (a) stores each piece of test data in a memory area of the nonvolatile memory having a unique address, and then (b) each time the address generation unit outputs an address signal, controls the nonvolatile memory to output a test signal showing a piece of test data stored in a memory area having an address shown by the address signal, and the drive unit supplies the test signal output from the nonvolatile memory in response to the address signal, to a circuit block that is to be tested using the piece of test data shown by the test signal, to drive the circuit block in regard to claim 4

(e.g.; column 4, lines 23-68);

A memory control unit (a) acquires a plurality of pieces of control data from outside the nonvolatile memory microcomputer chip in a one-to-one correspondence with the plurality of pieces of test data, and stores each piece of control data in a memory area of the nonvolatile memory in which a corresponding piece of test data is stored, the plurality of pieces of control data designating an order in which the plurality of pieces of test data are used, and then (b) each time the address generation unit outputs an address signal, controls the nonvolatile memory to output a test signal and a control signal which respectively show a piece of test data and a piece of control data stored in a memory area having an address shown by the address signal, and the address generation unit includes: a counter unit holding a count value, and operable to periodically output an address signal showing the count value and increment the count value by 1, and a counter control unit operable to (i) store the count value held by the counter unit when the nonvolatile memory outputs a control signal showing a piece of control data having a first value, and subsequently (ii) replaces the count value held by the counter unit with the stored count value when the nonvolatile memory outputs a control signal showing a piece of control data having a second value in regard to claim 5

(e.g.; column 4, lines 23-68);

Art Unit: 2863

A plurality of pieces of test data are divided into test data groups, with a piece of test data at the end of each test data group being end data that can be distinguished from other pieces of test data, and the address generation unit includes: an address storage unit operable to store an address of a memory area of the nonvolatile memory in which a piece of test data at the beginning of each test data group is stored, a counter unit holding a count value, and operable to periodically output an address signal showing the count value and increment the count value by 1, and a counter control unit operable to replace the count value held by the counter unit with one of addresses stored in the address storage unit, when the nonvolatile memory outputs a test signal showing the end data in regard to claim 6

(e.g.; column 4, lines 23-68);

A plurality of pieces of test data are divided into test data groups, with a piece of test data at the end of each test data group being end data that can be distinguished from other pieces of test data, the address generation unit includes: an address storage unit operable to acquire a plurality of addresses and a plurality of control flag values which are in a one-to-one correspondence with each other from outside the nonvolatile memory microcomputer chip, and store the plurality of addresses and the plurality of control flag values beforehand, and a release signal acquisition unit operable to acquire a release signal from outside the nonvolatile memory microcomputer chip, and the address generation unit, for each address stored in the address storage unit, (1) outputs an address signal showing the address, (2) if a corresponding control flag value is a first value, subsequently outputs address signals which show consecutive addresses following the address in sequence, until the nonvolatile memory outputs a test signal showing the end data, and (3) if the corresponding control flag value is a second value, subsequently outputs address signals which uniformly show the address in sequence, until the release signal acquisition unit acquires the release signal in regard to claim 7

(e.g.; column 5, lines 21-63);

Art Unit: 2863

A memory control unit includes an address adjustment unit operable to: (1) hold a repetition start address, a repetition end address, and a repetition number, (2) sequentially receive a plurality of address signals, and (3) each time an address signal is received, (i) output the address signal if an address shown by the address signal is different from the repetition start address, and (ii) repeat, a number of times equivalent to the repetition number, outputting address signals which show consecutive addresses from the repetition start address to the repetition end address in sequence, if the address shown by the address signal is same as the repetition start address, the memory control unit (a) stores each piece of test data in a memory area of the nonvolatile memory having a unique address, and then (b) each time the address adjustment unit outputs an address signal, controls the nonvolatile memory to output a test signal showing a piece of test data stored in a memory area having an address shown by the address signal, and the drive unit supplies the test signal output from the nonvolatile memory in response to the address signal, to a circuit block that is to be tested using the piece of test data shown by the test signal, to drive the circuit block in regard to claim 8

(e.g.; column 4, lines 23-68);

A drive unit shifts a test signal in level based on an input signal reference voltage applied from outside a nonvolatile memory microcomputer chip, and supplies the shifted test signal to a circuit block to drive the circuit block, and an output unit shifts a test result signal in level based on a comparison reference voltage applied from outside the nonvolatile memory microcomputer chip, and outputs the shifted test result signal to outside the nonvolatile memory microcomputer chip in regard to claim 10

(e.g.; column 4, lines 23-68);

A plurality of pairs of connection lines which are provided in a one-to-one correspondence with the plurality of circuit blocks, and each operable to transfer a signal between a corresponding circuit block and the drive unit and between the corresponding circuit block and the output unit, the drive unit supplies the test signal to the circuit block through one connection line out of a pair of connection lines corresponding to the circuit block, and the output unit receives the test result signal from the circuit block through the other connection line out of the pair of connection lines corresponding to the circuit block in regard to claim 11

(e.g.; column 4, lines 1-4);

A memory control unit (a) stores each piece of test data in a memory area of the nonvolatile memory having a unique address, and then (b) each time an address signal is given from outside the nonvolatile memory microcomputer chip, controls the nonvolatile memory to output a test signal showing a piece of test data stored in a memory area having an address shown by the address signal, the memory unit further includes: a circuit block specification unit operable to specify a circuit block that is to be tested using the piece of test data shown by the test signal output from the nonvolatile memory in response to the address signal, based on the address signal, and the drive unit supplies the test signal to the circuit block specified by the circuit block specification unit, to drive the circuit block in regard to claim 12

(e.g.; column 4, lines 23-68);

Art Unit: 2863

A memory control unit (a) acquires a plurality of pieces of selection data from outside the nonvolatile memory microcomputer chip in a one-to-one correspondence with the plurality of pieces of test data, and stores each piece of test data and a corresponding piece of selection data in a memory area of the nonvolatile memory having a unique address, each piece of selection data being used for specifying a circuit block that is to be tested using a corresponding piece of test data, and then (b) each time an address signal is given from outside the nonvolatile memory microcomputer chip, controls the nonvolatile memory to output a test signal and a selection signal which respectively show a piece of test data and a piece of selection data stored in a memory area having an address shown by the address signal, and the drive unit supplies the test signal output from the nonvolatile memory in response to the address signal, to a circuit block that is specified according to the selection signal, to drive the circuit block in regard to claim 13

(e.g.; column 4, lines 23-68);

A nonvolatile memory includes an oscillation circuit operable to generate a first clock signal, and the nonvolatile memory microcomputer chip further comprises a selection circuit operable to selectively supply one of the first clock signal and a second clock signal which is fed from outside the nonvolatile memory microcomputer chip, to each circuit block in the microcomputer unit in regard to claim 15

(e.g.; column 4, lines 23-68);

A memory control unit (a) acquires a plurality of pieces of selection data from outside the nonvolatile memory microcomputer chip in a one-to-one correspondence with the plurality of pieces of test data, and stores each piece of test data and a corresponding piece of selection data in a memory area of the nonvolatile memory having a unique address, each piece of selection data being used for selecting one of the first clock signal and the second clock signal, and then (b) each time an address signal is given from outside the nonvolatile memory microcomputer chip, controls the nonvolatile memory to output a test signal and a selection signal which respectively show a piece of test data and a piece of selection data stored in a memory area having an address shown by the address signal, and the selection circuit supplies one of the first clock signal and the second clock signal that is selected according to the selection signal, to each circuit block in the microcomputer unit in regard to claim 16

(e.g.; column 4, lines 23-68);

A memory control unit (a) acquires a plurality of pieces of selection data from outside the nonvolatile memory microcomputer chip in a one-to-one correspondence with the plurality of pieces of test data, and stores each piece of test data and a corresponding piece of selection data in a memory area of the nonvolatile memory having a unique address, each piece of selection data being used for selecting a delay time, and then (b) each time an address signal is given from outside the nonvolatile memory microcomputer chip, controls the nonvolatile memory to output a test signal and a selection signal which respectively show a piece of test data and a piece of selection data stored in a memory area having an address shown by the address signal, the output unit includes: a delay unit operable to delay a test result signal received from a circuit block which is driven by the test signal output from the nonvolatile memory in response to the address signal, by a delay time that is selected from a plurality of predetermined delay times according to the selection signal, and the output unit outputs the delayed test result signal to outside the nonvolatile memory microcomputer chip in regard to claim 18

(e.g.; column 5, lines 21-63);

Art Unit: 2863

A memory control unit (a) acquires a plurality of pieces of selection data from outside the nonvolatile memory microcomputer chip in a one-to-one correspondence with the plurality of pieces of test data, and stores each piece of test data and a corresponding piece of selection data in a memory area of the nonvolatile memory having a unique address, each piece of selection data being used for selecting a delay time, and then (b) each time an address signal is given from outside the nonvolatile memory microcomputer chip, controls the nonvolatile memory to output a test signal and a selection signal which respectively show a piece of test data and a piece of selection data stored in a memory area having an address shown by the address signal, the drive unit includes: a delay unit operable to delay the test signal output from the nonvolatile memory in response to the address signal, by a delay time that is selected from a plurality of predetermined delay times according to the selection signal, and the drive unit supplies the delayed test signal to a circuit block that is to be tested using the piece of test data shown by the delayed test signal, to drive the circuit block in regard to claim 19

(e.g.; column 5, lines 21-63);

And a memory control unit supplies a data signal showing a non-operation instruction, to the CPU, and the CPU executes the non-operation instruction shown by the data signal a plurality of times to sequentially output address signals which show consecutive addresses, thereby serving as the address generation unit in regard to claim 27

(e.g.; column 4, lines 23-68).

Allowable Subject Matter

2 Claims 9, 14, 17 and 20-26 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Art Unit: 2863

Claims 28-30 are allowed.

The following is an examiner's statement of reasons for allowance:

Claim 28 recites, in part, "a second test step of storing, if the microcomputer unit is judged as being defective in the first test step, replacing the first test data in the nonvolatile memory unit with second test data, and then testing the microcomputer unit using the second test data in the nonvolatile memory unit". This feature in combination with the remaining claimed structure avoids the prior art of record.

Claim 29 recites, in part, "a second test step of storing second test data for performing testing about each test item for which all of the plurality of nonvolatile memory microcomputer chips are decided as needing to be tested, to a nonvolatile memory unit of each of the plurality of nonvolatile memory microcomputer chips, and then testing a microcomputer unit of each of the plurality of nonvolatile memory microcomputer chips using the second test data stored in the nonvolatile memory unit". This feature in combination with the remaining claimed structure avoids the prior art of record.

Claim 30 recites, in part, "a second test step of testing the microcomputer unit of the first nonvolatile memory microcomputer chip using the second test data supplied from the nonvolatile memory unit of the second nonvolatile memory microcomputer chip". This feature in combination with the remaining claimed structure avoids the prior art of record.

It is these limitations, which are not found, taught or suggested in the prior art of record, and are recited in the claimed combination that makes these claims allowable over the prior art.

Art Unit: 2863

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

3 Any inquiry concerning this communication or earlier communications from the examiner should be directed to Douglas N. Washburn whose telephone number is (571) 272-2284. The examiner can normally be reached on Monday through Thursday 6:30 AM - 4:30 PM.


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John E. Barlow can be reached on (571) 272-2269. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

DNW

**BRYAN BUI
PRIMARY EXAMINER**


5/21/05